summaryrefslogtreecommitdiff
path: root/src/cpu/amd/agesa
diff options
context:
space:
mode:
authorEdward O'Callaghan <eocallaghan@alterapraxis.com>2014-07-16 19:03:55 +1000
committerEdward O'Callaghan <eocallaghan@alterapraxis.com>2014-07-17 02:20:12 +0200
commitdc112e3515647f17b92ce5205041e03dd53096ef (patch)
tree3479298f7e1479f65521e2762fe53a261b4c6d29 /src/cpu/amd/agesa
parent29794b7ad744ea8b2a8b91e2e31a90c599971f5b (diff)
downloadcoreboot-dc112e3515647f17b92ce5205041e03dd53096ef.tar.xz
cpu,Makefile.inc: Trivial - drop trailing blank lines at EOF
Change-Id: I7e8866d76d7f286e10160d7dc4f21f01a913bfee Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-on: http://review.coreboot.org/6286 Tested-by: build bot (Jenkins) Reviewed-by: Idwer Vollering <vidwer@gmail.com>
Diffstat (limited to 'src/cpu/amd/agesa')
-rw-r--r--src/cpu/amd/agesa/family10/Makefile.inc1
-rw-r--r--src/cpu/amd/agesa/family15/Makefile.inc1
2 files changed, 0 insertions, 2 deletions
diff --git a/src/cpu/amd/agesa/family10/Makefile.inc b/src/cpu/amd/agesa/family10/Makefile.inc
index 8130de1c26..10af1d5d35 100644
--- a/src/cpu/amd/agesa/family10/Makefile.inc
+++ b/src/cpu/amd/agesa/family10/Makefile.inc
@@ -301,4 +301,3 @@ subdirs-y += ../../../x86/cache
subdirs-y += ../../../x86/mtrr
subdirs-y += ../../../x86/pae
subdirs-y += ../../../x86/smm
-
diff --git a/src/cpu/amd/agesa/family15/Makefile.inc b/src/cpu/amd/agesa/family15/Makefile.inc
index 3b1553b3af..d94d56a7a4 100644
--- a/src/cpu/amd/agesa/family15/Makefile.inc
+++ b/src/cpu/amd/agesa/family15/Makefile.inc
@@ -27,4 +27,3 @@ subdirs-y += ../../../x86/smm
ramstage-y += chip_name.c
ramstage-y += model_15_init.c
-