summaryrefslogtreecommitdiff
path: root/src/cpu/amd/agesa
diff options
context:
space:
mode:
authorMartin Roth <martinroth@google.com>2017-07-23 16:07:31 -0600
committerMartin Roth <martinroth@google.com>2017-07-28 16:24:49 +0000
commite5f2d4c44c3222cfad881fe24a65c1dc2cfa5cda (patch)
treeb70dd7b493e71cdc98046cf6b87cd09113f65b79 /src/cpu/amd/agesa
parent015082dff3c75b7a1fa74203801ffc1ada193ff5 (diff)
downloadcoreboot-e5f2d4c44c3222cfad881fe24a65c1dc2cfa5cda.tar.xz
src/cpu: Fix checkpatch warning: no spaces at the start of a line
Change-Id: Iabdaaaee49e8c5cead304cda66412aa36a2ffd19 Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/20729 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/cpu/amd/agesa')
-rw-r--r--src/cpu/amd/agesa/family15/fixme.c24
1 files changed, 12 insertions, 12 deletions
diff --git a/src/cpu/amd/agesa/family15/fixme.c b/src/cpu/amd/agesa/family15/fixme.c
index 03f4dff773..f88cdb7242 100644
--- a/src/cpu/amd/agesa/family15/fixme.c
+++ b/src/cpu/amd/agesa/family15/fixme.c
@@ -20,31 +20,31 @@
UINT64
MsrRead (
- IN UINT32 MsrAddress
- );
+ IN UINT32 MsrAddress
+ );
VOID
MsrWrite (
- IN UINT32 MsrAddress,
- IN UINT64 Value
- );
+ IN UINT32 MsrAddress,
+ IN UINT64 Value
+ );
UINT64
MsrRead (
- IN UINT32 MsrAddress
- )
+ IN UINT32 MsrAddress
+ )
{
- return __readmsr (MsrAddress);
+ return __readmsr (MsrAddress);
}
VOID
MsrWrite (
- IN UINT32 MsrAddress,
- IN UINT64 Value
- )
+ IN UINT32 MsrAddress,
+ IN UINT64 Value
+ )
{
- __writemsr (MsrAddress, Value);
+ __writemsr (MsrAddress, Value);
}
#if !IS_ENABLED(CONFIG_BOARD_AMD_DINAR)