summaryrefslogtreecommitdiff
path: root/src/cpu/amd/pi/00730F01
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2015-01-08 20:44:30 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2015-01-09 11:01:19 +0100
commitdc357566ea715cd5dedd277046ff58c36b622dfd (patch)
treea7b7ded5acff01b7f8e2a03e25d7b588783f6ba1 /src/cpu/amd/pi/00730F01
parent6d28b91d3817c3bf411db07de7e34356bdebdb19 (diff)
downloadcoreboot-dc357566ea715cd5dedd277046ff58c36b622dfd.tar.xz
cpu/amd/pi: Use acpi_is_wakeup()
Propagate commit 9107e53 from amd/agesa and fix some related #includes under cpu/amd/pi. Change test to return true on S2 wakeup too. In S2 CPU would have been powered down so MTRR recovery is required. Change-Id: I18cb31c1124da53e5fcba2610f6b02d755feb092 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/8171 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src/cpu/amd/pi/00730F01')
-rw-r--r--src/cpu/amd/pi/00730F01/model_16_init.c8
1 files changed, 2 insertions, 6 deletions
diff --git a/src/cpu/amd/pi/00730F01/model_16_init.c b/src/cpu/amd/pi/00730F01/model_16_init.c
index 8053fd1f06..336618aa01 100644
--- a/src/cpu/amd/pi/00730F01/model_16_init.c
+++ b/src/cpu/amd/pi/00730F01/model_16_init.c
@@ -33,9 +33,7 @@
#include <cpu/x86/mtrr.h>
#include <cpu/amd/amdfam16.h>
#include <arch/acpi.h>
-#if CONFIG_HAVE_ACPI_RESUME
-#include <cpu/amd/agesa/s3_resume.h>
-#endif
+#include <cpu/amd/pi/s3_resume.h>
static void model_16_init(device_t dev)
{
@@ -72,10 +70,8 @@ static void model_16_init(device_t dev)
msr.lo |= SYSCFG_MSR_MtrrFixDramEn;
wrmsr(SYSCFG_MSR, msr);
-#if CONFIG_HAVE_ACPI_RESUME
- if (acpi_slp_type == 3)
+ if (acpi_is_wakeup())
restore_mtrr();
-#endif
x86_mtrr_check();
x86_enable_cache();