summaryrefslogtreecommitdiff
path: root/src/cpu/amd/socket_ASB2
diff options
context:
space:
mode:
authorUwe Hermann <uwe@hermann-uwe.de>2010-12-08 08:22:04 +0000
committerUwe Hermann <uwe@hermann-uwe.de>2010-12-08 08:22:04 +0000
commitd35192544675575276482e5ce65d1b6a6fd9e4a0 (patch)
tree6bf1a6e9cd6989ddf2e70ffa8cde40b8239369c4 /src/cpu/amd/socket_ASB2
parent8301d8348a0848d56fdf4dbd76acd6bdcd3fc944 (diff)
downloadcoreboot-d35192544675575276482e5ce65d1b6a6fd9e4a0.tar.xz
Move "select CACHE_AS_RAM" lines from boards into CPU socket.
All K8/Fam10h boards use CAR, so move the "select CACHE_AS_RAM" into the socket directories, and remove it from the individual boards. Do the same for Intel CPUs/sockets where all boards use CAR. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Stefan Reinauer <stepan@coreboot.org> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6151 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/amd/socket_ASB2')
-rw-r--r--src/cpu/amd/socket_ASB2/Kconfig1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/amd/socket_ASB2/Kconfig b/src/cpu/amd/socket_ASB2/Kconfig
index 7b8857f3a4..964a59f706 100644
--- a/src/cpu/amd/socket_ASB2/Kconfig
+++ b/src/cpu/amd/socket_ASB2/Kconfig
@@ -3,6 +3,7 @@ config CPU_AMD_SOCKET_ASB2
select CPU_AMD_MODEL_10XXX
select HT3_SUPPORT
select PCI_IO_CFG_EXT
+ select CACHE_AS_RAM
config CPU_SOCKET_TYPE
hex