summaryrefslogtreecommitdiff
path: root/src/cpu/i386/entry16.inc
diff options
context:
space:
mode:
authorEric Biederman <ebiederm@xmission.com>2003-07-14 20:40:38 +0000
committerEric Biederman <ebiederm@xmission.com>2003-07-14 20:40:38 +0000
commitae948f78e6720067f86ef917b41f2628ce8f205e (patch)
treeb7eea8f11397fc73cb80a241b2d49d6798de30bc /src/cpu/i386/entry16.inc
parent50086df616727646027c46116e43799cc9d3a332 (diff)
downloadcoreboot-ae948f78e6720067f86ef917b41f2628ce8f205e.tar.xz
- Compile fixes
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@963 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/i386/entry16.inc')
-rw-r--r--src/cpu/i386/entry16.inc16
1 files changed, 8 insertions, 8 deletions
diff --git a/src/cpu/i386/entry16.inc b/src/cpu/i386/entry16.inc
index c357504735..7ab3ff3bf0 100644
--- a/src/cpu/i386/entry16.inc
+++ b/src/cpu/i386/entry16.inc
@@ -28,10 +28,10 @@ it with the version available from LANL.
/* .section ".rom.text" */
#include <arch/rom_segs.h>
.code16
-.globl EXT(_start)
-.type EXT(_start), @function
+.globl _start
+.type _start, @function
-EXT(_start):
+_start:
cli
/* thanks to kmliu@sis.tw.com for this TBL fix ... */
@@ -84,7 +84,7 @@ EXT(_start):
movw %cs, %ax
shlw $4, %ax
- movw $EXT(gdtptr16_offset), %bx
+ movw $gdtptr16_offset, %bx
subw %ax, %bx
data32 lgdt %cs:(%bx)
@@ -101,12 +101,12 @@ EXT(_start):
*/
.align 4
-.globl EXT(gdtptr16)
-EXT(gdtptr16):
+.globl gdtptr16
+gdtptr16:
.word gdt_end - gdt -1 /* compute the table limit */
.long gdt /* we know the offset */
-.globl EXT(_estart)
-EXT(_estart):
+.globl _estart
+_estart:
.code32