diff options
| author | Zheng Bao <fishbaozi@gmail.com> | 2013-02-17 17:27:46 +0800 |
|---|---|---|
| committer | Patrick Georgi <patrick@georgi-clan.de> | 2013-02-18 09:00:24 +0100 |
| commit | ca6e1f6c04c96c435bdbf30a1b88cab0e5be330b (patch) | |
| tree | f0b4cfea96f64f58bbc54c0c3505694f3c90e704 /src/cpu/intel/car | |
| parent | 178df1121d638650f5eed3210ee94da1981070ea (diff) | |
| download | coreboot-ca6e1f6c04c96c435bdbf30a1b88cab0e5be330b.tar.xz | |
AMD S3: Program the flash in a bigger data packet
According to spi.c in src/southbridge/amd/agesa/hudson
readwrite = (bytesin + readoffby1) << 4 | bytesout;
We can see that Hudson limits the SPI programming data
packet size as 15.
We used to write data to SPI in dword mode. It didn't
take full advantage of the data packet size. We need to
leverage that to speed up programming time.
Change-Id: I615e3c8e754e58702247bc26cfffbedaf5827ea8
Signed-off-by: Zheng Bao <zheng.bao@amd.com>
Signed-off-by: Zheng Bao <fishbaozi@gmail.com>
Reviewed-on: http://review.coreboot.org/2306
Tested-by: build bot (Jenkins)
Reviewed-by: Dave Frodin <dave.frodin@se-eng.com>
Reviewed-by: Martin Roth <martin.roth@se-eng.com>
Diffstat (limited to 'src/cpu/intel/car')
0 files changed, 0 insertions, 0 deletions