diff options
| author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2016-07-21 19:51:01 +0300 |
|---|---|---|
| committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2016-07-26 12:38:01 +0200 |
| commit | dc4820baed8ac592a5583ebdd97c8ed892a5b0b6 (patch) | |
| tree | 4bf93963df0d31c6ab30847ae19bc6f069c38717 /src/cpu/intel/car | |
| parent | 9551bed306aa54f5a707bde1d2a934a5341411b8 (diff) | |
| download | coreboot-dc4820baed8ac592a5583ebdd97c8ed892a5b0b6.tar.xz | |
intel car: Use MTRR WRPROT type for XIP cache
XIP cachelines contain the executable to run, we never want
that to get modified. With the change such erronous writes
are ignored and next cacheline miss will fetch from boot
media (SPI / FWH flash).
Change-Id: I52b62866b5658e103281ffa1a91e1c64262f3175
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/15778
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/intel/car')
| -rw-r--r-- | src/cpu/intel/car/cache_as_ram_ht.inc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/intel/car/cache_as_ram_ht.inc b/src/cpu/intel/car/cache_as_ram_ht.inc index f9a2b3637a..0ec2a9d43d 100644 --- a/src/cpu/intel/car/cache_as_ram_ht.inc +++ b/src/cpu/intel/car/cache_as_ram_ht.inc @@ -310,7 +310,7 @@ no_msr_11e: */ movl $copy_and_run, %eax andl $(~(CONFIG_XIP_ROM_SIZE - 1)), %eax - orl $MTRR_TYPE_WRBACK, %eax + orl $MTRR_TYPE_WRPROT, %eax wrmsr movl $MTRR_PHYS_MASK(1), %ecx |