diff options
| author | Tim Wawrzynczak <twawrzynczak@chromium.org> | 2019-10-25 15:13:04 -0600 |
|---|---|---|
| committer | Patrick Georgi <pgeorgi@google.com> | 2019-11-20 13:31:13 +0000 |
| commit | f2cae5085c49904b827d867dbf8d1a8b0d284c74 (patch) | |
| tree | e9079a95865d34ade85bb653e7e9ef53dec11a82 /src/cpu/intel/common/fsb.c | |
| parent | baeced336a2b0474b4396cd5e6be31c7c39c7a8e (diff) | |
| download | coreboot-f2cae5085c49904b827d867dbf8d1a8b0d284c74.tar.xz | |
cpu/intel/car: Add EC software sync to Intel romstage
Perform EC software sync in romstage, before memory training is started.
Because the ChromeOS EC will not currently perform USB-PD negotiation
until it jumps to running its RW code, this allows the system to get
access to more power earlier in the boot flow.
This is guarded by CONFIG_VBOOT_EARLY_EC_SYNC.
BUG=b:112198832
BRANCH=none
TEST=EC software sync works in update and non-update case.
No significant effect on boot time (~6 ms).
Change-Id: I31f3407a2afcbf288461fab1397f965f025bc07c
Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/36211
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/intel/common/fsb.c')
0 files changed, 0 insertions, 0 deletions