diff options
author | Keith Hui <buurin@gmail.com> | 2017-09-01 17:10:33 -0400 |
---|---|---|
committer | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2017-09-12 07:52:24 +0000 |
commit | 47b283605a999565d54876c25026215daf2debbd (patch) | |
tree | ee603634c61667a5695df26b4197c5049725e3ab /src/cpu/intel/haswell | |
parent | b8e325a7140020caf7f0f3bc82a1606c9fa4d15e (diff) | |
download | coreboot-47b283605a999565d54876c25026215daf2debbd.tar.xz |
cpu/intel/car/cache_as_ram.inc: Remove broken HT code
Remove Hyperthreading related code that was missing setup of SIPI
vector and did not work.
Change-Id: I27e329a7b667ce4405fe07a637edbc6b5be22f2d
Signed-off-by: Keith Hui <buurin@gmail.com>
Reviewed-on: https://review.coreboot.org/21375
Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/intel/haswell')
0 files changed, 0 insertions, 0 deletions