summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2018-06-03 12:42:10 +0200
committerArthur Heymans <arthur@aheymans.xyz>2018-06-05 07:49:30 +0000
commit3a4edb6ea815fa24f02daeae9b80e6bde0871a9e (patch)
tree9b2ca36db034e16f22edf101dbcd2d5ea3acfb3a /src/cpu/intel/haswell
parent4ff675ebd071755dcb278836a16ae1ea10c63e50 (diff)
downloadcoreboot-3a4edb6ea815fa24f02daeae9b80e6bde0871a9e.tar.xz
nb/intel/gm45: Switch to POSTCAR_STAGE
Change-Id: I02165cf63710bedcafe9287cbe8a1d1fe41ebae2 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/26788 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/intel/haswell')
0 files changed, 0 insertions, 0 deletions