summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-03-04 17:49:46 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-03-06 20:03:55 +0000
commit89989cf61f93fdbb0b61474d16fbc0dfdf419944 (patch)
tree898f5542ee0abc00102d78e940e7668d74fbf75e /src/cpu/intel/haswell
parentc2209e4befd047e76ef281bedd6a5e859f6ba65c (diff)
downloadcoreboot-89989cf61f93fdbb0b61474d16fbc0dfdf419944.tar.xz
src: Drop unused include <arch/acpi.h>
Change-Id: I1f44ffeb54955ed660162a791c6281f292b1116a Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/31715 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/cpu/intel/haswell')
-rw-r--r--src/cpu/intel/haswell/romstage.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/cpu/intel/haswell/romstage.c b/src/cpu/intel/haswell/romstage.c
index e2dd0fa5fb..d5028c299b 100644
--- a/src/cpu/intel/haswell/romstage.c
+++ b/src/cpu/intel/haswell/romstage.c
@@ -24,7 +24,6 @@
#include <halt.h>
#include <lib.h>
#include <timestamp.h>
-#include <arch/acpi.h>
#include <device/pci_def.h>
#include <cpu/x86/lapic.h>
#include <cbmem.h>