summaryrefslogtreecommitdiff
path: root/src/cpu/intel/microcode/Kconfig
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-01-05 17:18:11 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-01-11 10:19:16 +0000
commitc6bf74ec757b4445a14179a9960d4532fd0eb479 (patch)
treed77e1f701d9cabe0757325236ab63966061f222c /src/cpu/intel/microcode/Kconfig
parenta706ad54446afc418c60776c06e699943ce4bdd5 (diff)
downloadcoreboot-c6bf74ec757b4445a14179a9960d4532fd0eb479.tar.xz
cpu/intel/microcode: Support update before CAR entry
Change-Id: Ie3c2d2e1bc79dcaffd9901e17f83ceeaabd1d659 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/30682 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/cpu/intel/microcode/Kconfig')
-rw-r--r--src/cpu/intel/microcode/Kconfig7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/cpu/intel/microcode/Kconfig b/src/cpu/intel/microcode/Kconfig
new file mode 100644
index 0000000000..b78389215d
--- /dev/null
+++ b/src/cpu/intel/microcode/Kconfig
@@ -0,0 +1,7 @@
+config MICROCODE_UPDATE_PRE_RAM
+ bool
+ depends on SUPPORT_CPU_UCODE_IN_CBFS
+ default y if C_ENVIRONMENT_BOOTBLOCK
+ help
+ Select this option if you want to update the microcode
+ during the cache as ram setup.