summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_2065x
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-02-17 14:24:04 +0100
committerPatrick Georgi <pgeorgi@google.com>2020-03-15 13:04:47 +0000
commita8305e74a273dc9805b2a688abcf3857ea962110 (patch)
treecf41768cf0dbccbbc5f4440cdba0ecd35c89a056 /src/cpu/intel/model_2065x
parent31b7ee42016f7b54c24f30c271b4b93df16bfa10 (diff)
downloadcoreboot-a8305e74a273dc9805b2a688abcf3857ea962110.tar.xz
cpu/intel/model_2065x: Add missing CPU IDs
The missing CPU IDs were found on CPU-World's database: - 0x20650: http://www.cpu-world.com/cgi-bin/CPUID.pl?SIGNATURE=132688 - 0x20651: http://www.cpu-world.com/cgi-bin/CPUID.pl?SIGNATURE=132689 - 0x20652: http://www.cpu-world.com/cgi-bin/CPUID.pl?SIGNATURE=132690 - 0x20654: http://www.cpu-world.com/cgi-bin/CPUID.pl?SIGNATURE=132692 - 0x20655: http://www.cpu-world.com/cgi-bin/CPUID.pl?SIGNATURE=132693 Note that these CPUs are not Nehalem, but rather Arrandale on laptops and Clarkdale on desktops, so also update the comments accordingly. Change-Id: I285961b62b9a8ada5a1659cd9ad75f7075259664 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38943 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/cpu/intel/model_2065x')
-rw-r--r--src/cpu/intel/model_2065x/model_2065x_init.c8
1 files changed, 6 insertions, 2 deletions
diff --git a/src/cpu/intel/model_2065x/model_2065x_init.c b/src/cpu/intel/model_2065x/model_2065x_init.c
index b73694318a..e35d1e748d 100644
--- a/src/cpu/intel/model_2065x/model_2065x_init.c
+++ b/src/cpu/intel/model_2065x/model_2065x_init.c
@@ -342,9 +342,13 @@ static struct device_operations cpu_dev_ops = {
.init = model_2065x_init,
};
+/* Arrandale / Clarkdale CPU IDs */
static const struct cpu_device_id cpu_table[] = {
- { X86_VENDOR_INTEL, 0x20652 }, /* Intel Nehalem */
- { X86_VENDOR_INTEL, 0x20655 }, /* Intel Nehalem */
+ { X86_VENDOR_INTEL, 0x20650 },
+ { X86_VENDOR_INTEL, 0x20651 },
+ { X86_VENDOR_INTEL, 0x20652 },
+ { X86_VENDOR_INTEL, 0x20654 },
+ { X86_VENDOR_INTEL, 0x20655 },
{ 0, 0 },
};