summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_206ax
diff options
context:
space:
mode:
authorStefan Reinauer <stefan.reinauer@coreboot.org>2012-04-27 22:54:10 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2012-04-30 23:07:31 +0200
commit6ea86b19f34ec2a54b355e10a8f4e6e84ffa74ce (patch)
tree1ea0e04f41c4cd1cde2e176b92d39d4fde7271e8 /src/cpu/intel/model_206ax
parent35555167c2e13e114a8bd8d9be5e1e0ad07b3484 (diff)
downloadcoreboot-6ea86b19f34ec2a54b355e10a8f4e6e84ffa74ce.tar.xz
Sandybridge: Temporarily disable MRC cache finding code
This code is still using libfdt which was denied for inclusion in coreboot, so it won't compile as is. Without MRC cache, waking from suspend won't work, and cold boots are significantly slower (adds around 300-400ms per channel IIRC). A rework of this code is currently in the works, but will take a little bit more time (and should not hold back the mainboards being merged) Change-Id: Ifb9e7d7b86c1f52378803a748810da0d51b58384 Signed-off-by: Stefan Reinauer <reinauer@google.com> Reviewed-on: http://review.coreboot.org/948 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/cpu/intel/model_206ax')
0 files changed, 0 insertions, 0 deletions