summaryrefslogtreecommitdiff
path: root/src/cpu/intel/slot_2/slot_2.c
diff options
context:
space:
mode:
authorEric Biederman <ebiederm@xmission.com>2004-10-14 19:29:29 +0000
committerEric Biederman <ebiederm@xmission.com>2004-10-14 19:29:29 +0000
commitfcd5ace00b333ce31b11b02a2243dfbf39307f10 (patch)
treed686d752ccea9b185b0008c70d8523749b26e2dd /src/cpu/intel/slot_2/slot_2.c
parent98e619b1cefcb9871185f4cc3db85fa430dcdbce (diff)
downloadcoreboot-fcd5ace00b333ce31b11b02a2243dfbf39307f10.tar.xz
- Add new cvs code to cvs
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1657 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/intel/slot_2/slot_2.c')
-rw-r--r--src/cpu/intel/slot_2/slot_2.c7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/cpu/intel/slot_2/slot_2.c b/src/cpu/intel/slot_2/slot_2.c
new file mode 100644
index 0000000000..f47767b016
--- /dev/null
+++ b/src/cpu/intel/slot_2/slot_2.c
@@ -0,0 +1,7 @@
+#include <device/chip.h>
+#include "chip.h"
+
+
+struct chip_control cpu_intel_slot_2_control = {
+ .name = "slot 2",
+};