diff options
author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2016-06-17 10:43:48 +0300 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2016-06-21 00:43:20 +0200 |
commit | 408d3928236f275633f8656cc12e32949d304d9f (patch) | |
tree | a02149efa1a0b57c0ed8b5afe4bb76f98d35bff2 /src/cpu/intel/socket_LGA775/Makefile.inc | |
parent | 07921540dda79d810d8bfc6be211513c238a0d63 (diff) | |
download | coreboot-408d3928236f275633f8656cc12e32949d304d9f.tar.xz |
intel/car/cache_as_ram_ht.inc: Prepare for dynamic CONFIG_RAMTOP
Change-Id: Idb0f621553e76e771a5d6f2d492675ccd989d947
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/15228
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/intel/socket_LGA775/Makefile.inc')
-rw-r--r-- | src/cpu/intel/socket_LGA775/Makefile.inc | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/intel/socket_LGA775/Makefile.inc b/src/cpu/intel/socket_LGA775/Makefile.inc index af57eda762..54a762eb44 100644 --- a/src/cpu/intel/socket_LGA775/Makefile.inc +++ b/src/cpu/intel/socket_LGA775/Makefile.inc @@ -15,3 +15,4 @@ subdirs-y += ../hyperthreading subdirs-y += ../speedstep cpu_incs-y += $(src)/cpu/intel/car/cache_as_ram_ht.inc +romstage-y += ../car/romstage.c |