summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2019-10-17 09:47:58 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-10-24 07:40:01 +0000
commit980d704b4d08d136275504e7d3fa37354eb29196 (patch)
treea27d3759b3691cd3327526772e590e3bd2db6027 /src/cpu/intel
parent59ba0a257aa668eb3b6b63b6ad0558ddc44282b4 (diff)
downloadcoreboot-980d704b4d08d136275504e7d3fa37354eb29196.tar.xz
cpu/intel/common: Enable GetSec leaves for Intel TXT
Similar to VMX and SMX also enable all GetSec leaves for Intel TXT. Change-Id: I89620c2a98cfceaa785b1a798fafbf35cc99a0b2 Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36092 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Philipp Deppenwiese <zaolin.daisuki@gmail.com>
Diffstat (limited to 'src/cpu/intel')
-rw-r--r--src/cpu/intel/common/common_init.c7
1 files changed, 6 insertions, 1 deletions
diff --git a/src/cpu/intel/common/common_init.c b/src/cpu/intel/common/common_init.c
index 2fff90c690..9819ee7d87 100644
--- a/src/cpu/intel/common/common_init.c
+++ b/src/cpu/intel/common/common_init.c
@@ -56,8 +56,13 @@ void set_feature_ctrl_vmx(void)
if (enable) {
msr.lo |= (1 << 2);
- if (feature_flag & CPUID_SMX)
+ if (feature_flag & CPUID_SMX) {
msr.lo |= (1 << 1);
+ if (CONFIG(INTEL_TXT)) {
+ /* Enable GetSec and all GetSec leaves */
+ msr.lo |= (0xff << 8);
+ }
+ }
}
wrmsr(IA32_FEATURE_CONTROL, msr);