summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorRonald G. Minnich <rminnich@gmail.com>2009-10-08 16:06:09 +0000
committerRonald G. Minnich <rminnich@gmail.com>2009-10-08 16:06:09 +0000
commitcc2b9f2abeaac660bb474fe4cc4e75eb70a8371b (patch)
tree3015845628c6924b3b36711f526ee89dde56cb93 /src/cpu/intel
parent0523875e0968e1cabf677092d8330eb6470ce969 (diff)
downloadcoreboot-cc2b9f2abeaac660bb474fe4cc4e75eb70a8371b.tar.xz
Set MMX and SSE where needed. Note that many boards don't even bother
with this as many boards (AMD in particular) use CAR. This list determined by a series of greps etc. on mainboards, no humans were harmed in the making of this list. Signed-off-by: Ronald G. Minnich <rminnich@gmail.com> Acked-by: Peter Stuge <peter@stuge.se> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4745 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/intel')
-rw-r--r--src/cpu/intel/socket_PGA370/Kconfig1
-rw-r--r--src/cpu/intel/socket_mPGA479M/Kconfig2
-rw-r--r--src/cpu/intel/socket_mPGA604/Kconfig2
3 files changed, 5 insertions, 0 deletions
diff --git a/src/cpu/intel/socket_PGA370/Kconfig b/src/cpu/intel/socket_PGA370/Kconfig
index cb677235ee..644408a951 100644
--- a/src/cpu/intel/socket_PGA370/Kconfig
+++ b/src/cpu/intel/socket_PGA370/Kconfig
@@ -21,3 +21,4 @@
config CPU_INTEL_SOCKET_PGA370
bool
default n
+ select MMX
diff --git a/src/cpu/intel/socket_mPGA479M/Kconfig b/src/cpu/intel/socket_mPGA479M/Kconfig
index ff13a039e5..fc87081ebb 100644
--- a/src/cpu/intel/socket_mPGA479M/Kconfig
+++ b/src/cpu/intel/socket_mPGA479M/Kconfig
@@ -3,3 +3,5 @@ config CPU_INTEL_SOCKET_MPGA479M
default n
select CPU_INTEL_MODEL_69X
select CPU_INTEL_MODEL_6DX
+ select MMX
+ select SSE
diff --git a/src/cpu/intel/socket_mPGA604/Kconfig b/src/cpu/intel/socket_mPGA604/Kconfig
index 3e98150ba5..dce9bb3cfa 100644
--- a/src/cpu/intel/socket_mPGA604/Kconfig
+++ b/src/cpu/intel/socket_mPGA604/Kconfig
@@ -4,3 +4,5 @@ config CPU_INTEL_SOCKET_MPGA604
select CPU_INTEL_MODEL_F2X
select CPU_INTEL_MODEL_F3X
select CPU_INTEL_MODEL_F4X
+ select MMX
+ select SSE