summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2016-06-26 14:03:55 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2016-06-29 07:33:37 +0200
commit1891bfdac65f02769a5581d274b668a9e0dbf176 (patch)
treef6faa6583e0422bf55f55da57d02ba2119814d15 /src/cpu/intel
parent65e8f647bc55ee28bd389789788e666279537510 (diff)
downloadcoreboot-1891bfdac65f02769a5581d274b668a9e0dbf176.tar.xz
intel/haswell: No need for ACPI S3 resume backup
Platform is with RELOCATABLE_RAMSTAGE so nothing to backup. Change-Id: I2397db8affb084e34ca89dac4840f966b994e636 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15462 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/cpu/intel')
-rw-r--r--src/cpu/intel/haswell/romstage.c7
1 files changed, 0 insertions, 7 deletions
diff --git a/src/cpu/intel/haswell/romstage.c b/src/cpu/intel/haswell/romstage.c
index 9cd4ae009d..cde94417e3 100644
--- a/src/cpu/intel/haswell/romstage.c
+++ b/src/cpu/intel/haswell/romstage.c
@@ -275,13 +275,6 @@ void romstage_common(const struct romstage_params *params)
void romstage_after_car(void)
{
- struct romstage_handoff *handoff;
-
- handoff = romstage_handoff_find_or_add();
-
- if (handoff != NULL && handoff->s3_resume)
- acpi_prepare_for_resume();
-
/* Load the ramstage. */
run_ramstage();
}