summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-05-24 19:01:52 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-06-06 09:43:04 +0000
commitcecc4a0d7a458b08808fbe818054408691896eea (patch)
treed264151b651f6614cdf8f25b10362cc7a8ed53c4 /src/cpu/intel
parent48b388f911a064864760ab918e850b82cfb82f44 (diff)
downloadcoreboot-cecc4a0d7a458b08808fbe818054408691896eea.tar.xz
cpu/intel/haswell: Remove unused 'include <cpu/x86/bist.h>'
Change-Id: I5156eb97648927e5fe6e467abb8e3e055a231fec Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41686 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/cpu/intel')
-rw-r--r--src/cpu/intel/haswell/romstage.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/cpu/intel/haswell/romstage.c b/src/cpu/intel/haswell/romstage.c
index c682ef93f6..4b563014e9 100644
--- a/src/cpu/intel/haswell/romstage.c
+++ b/src/cpu/intel/haswell/romstage.c
@@ -2,7 +2,6 @@
#include <console/console.h>
#include <cf9_reset.h>
-#include <cpu/x86/bist.h>
#include <timestamp.h>
#include <cpu/x86/lapic.h>
#include <cbmem.h>