diff options
author | Uwe Hermann <uwe@hermann-uwe.de> | 2010-12-08 08:22:04 +0000 |
---|---|---|
committer | Uwe Hermann <uwe@hermann-uwe.de> | 2010-12-08 08:22:04 +0000 |
commit | d35192544675575276482e5ce65d1b6a6fd9e4a0 (patch) | |
tree | 6bf1a6e9cd6989ddf2e70ffa8cde40b8239369c4 /src/cpu/intel | |
parent | 8301d8348a0848d56fdf4dbd76acd6bdcd3fc944 (diff) | |
download | coreboot-d35192544675575276482e5ce65d1b6a6fd9e4a0.tar.xz |
Move "select CACHE_AS_RAM" lines from boards into CPU socket.
All K8/Fam10h boards use CAR, so move the "select CACHE_AS_RAM"
into the socket directories, and remove it from the individual boards.
Do the same for Intel CPUs/sockets where all boards use CAR.
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Stefan Reinauer <stepan@coreboot.org>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6151 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/intel')
-rw-r--r-- | src/cpu/intel/socket_mFCBGA479/Kconfig | 1 | ||||
-rw-r--r-- | src/cpu/intel/socket_mFCPGA478/Kconfig | 1 | ||||
-rw-r--r-- | src/cpu/intel/socket_mPGA479M/Kconfig | 1 |
3 files changed, 3 insertions, 0 deletions
diff --git a/src/cpu/intel/socket_mFCBGA479/Kconfig b/src/cpu/intel/socket_mFCBGA479/Kconfig index 5576623be0..d2ceabee34 100644 --- a/src/cpu/intel/socket_mFCBGA479/Kconfig +++ b/src/cpu/intel/socket_mFCBGA479/Kconfig @@ -3,3 +3,4 @@ config CPU_INTEL_SOCKET_MFCBGA479 select CPU_INTEL_MODEL_6BX select MMX select SSE + select CACHE_AS_RAM diff --git a/src/cpu/intel/socket_mFCPGA478/Kconfig b/src/cpu/intel/socket_mFCPGA478/Kconfig index 23557ef54f..b8a3508dd2 100644 --- a/src/cpu/intel/socket_mFCPGA478/Kconfig +++ b/src/cpu/intel/socket_mFCPGA478/Kconfig @@ -1,2 +1,3 @@ config CPU_INTEL_SOCKET_MFCPGA478 bool + select CACHE_AS_RAM diff --git a/src/cpu/intel/socket_mPGA479M/Kconfig b/src/cpu/intel/socket_mPGA479M/Kconfig index 8598eaf5aa..4be39b51b8 100644 --- a/src/cpu/intel/socket_mPGA479M/Kconfig +++ b/src/cpu/intel/socket_mPGA479M/Kconfig @@ -6,3 +6,4 @@ config CPU_INTEL_SOCKET_MPGA479M select CPU_INTEL_MODEL_F2X select MMX select SSE + select CACHE_AS_RAM |