summaryrefslogtreecommitdiff
path: root/src/cpu/via/c3
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2012-02-09 16:51:38 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2012-02-09 19:45:49 +0100
commit12b72624ee876e5855d501a527413d5f96edf65b (patch)
treec60e75e2bcfcd6353f262e689035a557cf691499 /src/cpu/via/c3
parentc466287d4d4062478e3c3c5fc6502cfb5567f249 (diff)
downloadcoreboot-12b72624ee876e5855d501a527413d5f96edf65b.tar.xz
VIA cpus: apply un-written naming rules
Rename files and directories: model_c3 -> c3 model_c7 -> c7 Change-Id: If144fc501e8ae44b347ac44fa90c689c33a8e126 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/614 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/cpu/via/c3')
-rw-r--r--src/cpu/via/c3/Kconfig11
-rw-r--r--src/cpu/via/c3/Makefile.inc8
-rw-r--r--src/cpu/via/c3/c3_init.c53
3 files changed, 72 insertions, 0 deletions
diff --git a/src/cpu/via/c3/Kconfig b/src/cpu/via/c3/Kconfig
new file mode 100644
index 0000000000..a5b4f22673
--- /dev/null
+++ b/src/cpu/via/c3/Kconfig
@@ -0,0 +1,11 @@
+config CPU_VIA_C3
+ bool
+
+if CPU_VIA_C3
+
+config CPU_SPECIFIC_OPTIONS
+ def_bool y
+ select UDELAY_TSC
+ select MMX
+
+endif # CPU_VIA_C3
diff --git a/src/cpu/via/c3/Makefile.inc b/src/cpu/via/c3/Makefile.inc
new file mode 100644
index 0000000000..e6b889aece
--- /dev/null
+++ b/src/cpu/via/c3/Makefile.inc
@@ -0,0 +1,8 @@
+subdirs-y += ../../x86/tsc
+subdirs-y += ../../x86/mtrr
+subdirs-y += ../../x86/lapic
+subdirs-y += ../../x86/cache
+subdirs-y += ../../x86/smm
+subdirs-y += ../../intel/microcode
+
+driver-y += c3_init.c
diff --git a/src/cpu/via/c3/c3_init.c b/src/cpu/via/c3/c3_init.c
new file mode 100644
index 0000000000..7d9438479c
--- /dev/null
+++ b/src/cpu/via/c3/c3_init.c
@@ -0,0 +1,53 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * (C) 2007-2008 coresystems GmbH
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
+ * MA 02110-1301 USA
+ */
+
+#include <device/device.h>
+#include <cpu/cpu.h>
+#include <cpu/x86/mtrr.h>
+#include <cpu/x86/msr.h>
+#include <cpu/x86/lapic.h>
+#include <cpu/x86/cache.h>
+
+static void c3_init(device_t dev)
+{
+ x86_enable_cache();
+ x86_setup_mtrrs();
+ x86_mtrr_check();
+
+ /* Enable the local cpu apics */
+ setup_lapic();
+};
+
+static struct device_operations cpu_dev_ops = {
+ .init = c3_init,
+};
+
+static struct cpu_device_id cpu_table[] = {
+ { X86_VENDOR_CENTAUR, 0x0670 }, // VIA C3 Samual 2 + Ezra
+ { X86_VENDOR_CENTAUR, 0x0680 }, // VIA C3 Ezra-T
+ { X86_VENDOR_CENTAUR, 0x0690 }, // VIA C3 Nehemiah
+ { 0, 0 },
+};
+
+static const struct cpu_driver driver __cpu_driver = {
+ .ops = &cpu_dev_ops,
+ .id_table = cpu_table,
+};