diff options
author | Stefan Reinauer <stepan@coresystems.de> | 2008-03-18 23:10:24 +0000 |
---|---|---|
committer | Stefan Reinauer <stepan@openbios.org> | 2008-03-18 23:10:24 +0000 |
commit | cfcc9ca59047a19dd01953c1d906947e2c78ca6a (patch) | |
tree | 379510c1615120fa45470916a72e453989499cff /src/cpu/via/model_c3/model_c3_init.c | |
parent | e98edfa38637166002a50714dd0db9beef6c7054 (diff) | |
download | coreboot-cfcc9ca59047a19dd01953c1d906947e2c78ca6a.tar.xz |
* split model_centaur into model_c3 and model_c7
* simplify and improve cpuid table
* add speedstep support for VIA C7 based CPUs
* also included as many of Uwe's suggestions as possible
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Peter Stuge <peter@stuge.se>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3168 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/via/model_c3/model_c3_init.c')
-rw-r--r-- | src/cpu/via/model_c3/model_c3_init.c | 54 |
1 files changed, 54 insertions, 0 deletions
diff --git a/src/cpu/via/model_c3/model_c3_init.c b/src/cpu/via/model_c3/model_c3_init.c new file mode 100644 index 0000000000..ef979198da --- /dev/null +++ b/src/cpu/via/model_c3/model_c3_init.c @@ -0,0 +1,54 @@ +/* + * This file is part of the coreboot project. + * + * (C) 2007-2008 coresystems GmbH + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; either version 2 of + * the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, + * MA 02110-1301 USA + */ + +#include <device/device.h> +#include <cpu/cpu.h> +#include <cpu/x86/mtrr.h> +#include <cpu/x86/msr.h> +#include <cpu/x86/lapic.h> +#include <cpu/x86/cache.h> +#include <cpu/x86/mtrr.h> + +static void model_c3_init(device_t dev) +{ + x86_enable_cache(); + x86_setup_mtrrs(36); + x86_mtrr_check(); + + /* Enable the local cpu apics */ + setup_lapic(); +}; + +static struct device_operations cpu_dev_ops = { + .init = model_c3_init, +}; + +static struct cpu_device_id cpu_table[] = { + { X86_VENDOR_CENTAUR, 0x0670 }, // VIA C3 Samual 2 + Ezra + { X86_VENDOR_CENTAUR, 0x0680 }, // VIA C3 Ezra-T + { X86_VENDOR_CENTAUR, 0x0690 }, // VIA C3 Nehemiah + { 0, 0 }, +}; + +static const struct cpu_driver driver __cpu_driver = { + .ops = &cpu_dev_ops, + .id_table = cpu_table, +}; |