diff options
| author | Stefan Reinauer <reinauer@chromium.org> | 2011-06-01 14:01:46 -0700 |
|---|---|---|
| committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2011-10-13 20:02:46 +0200 |
| commit | 71496bea9b84b0d4c0d3576932d72f92b4c6881a (patch) | |
| tree | 63dd80e689fadb270bce7cd796fbf9f7c09c5016 /src/cpu/x86/16bit/entry16.lds | |
| parent | d17fe51d9a9402dfdc1b6b633e52a7bf8e757949 (diff) | |
| download | coreboot-71496bea9b84b0d4c0d3576932d72f92b4c6881a.tar.xz | |
Load an IDT with NULL limit
Load an IDT with NULL limit to prevent the 16bit IDT being used
in protected mode before c_start.S sets up a 32bit IDT when entering
ram stage.
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Change-Id: I8d048c894c863ac4971fcef8f065be6b899e1d3e
Reviewed-on: http://review.coreboot.org/259
Tested-by: build bot (Jenkins)
Reviewed-by: Marc Jones <marcj303@gmail.com>
Diffstat (limited to 'src/cpu/x86/16bit/entry16.lds')
| -rw-r--r-- | src/cpu/x86/16bit/entry16.lds | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/x86/16bit/entry16.lds b/src/cpu/x86/16bit/entry16.lds index 0580f0e803..112d429953 100644 --- a/src/cpu/x86/16bit/entry16.lds +++ b/src/cpu/x86/16bit/entry16.lds @@ -1 +1,2 @@ gdtptr16_offset = gdtptr16 & 0xffff; + nullidt_offset = nullidt & 0xffff; |