summaryrefslogtreecommitdiff
path: root/src/cpu/x86/lapic
diff options
context:
space:
mode:
authorStefan Reinauer <stefan.reinauer@coreboot.org>2015-07-01 16:58:36 -0700
committerStefan Reinauer <stefan.reinauer@coreboot.org>2015-07-02 08:34:40 +0200
commita3aa8da2acec28670b724b7897ae054592746674 (patch)
tree89dcfa152193a66f78a3dc6edd3749e2e7b933b0 /src/cpu/x86/lapic
parentcdf8ee60711c1773337b9a907435b908420de920 (diff)
downloadcoreboot-a3aa8da2acec28670b724b7897ae054592746674.tar.xz
sandy/ivybridge: use LAPIC timer in SMM
This fixes an issue with using the flash driver in SMM for writing the event log through an SMM call. Change-Id: If18c77634cca4563f770f09b0f0797ece24308ce Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-on: http://review.coreboot.org/10762 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/cpu/x86/lapic')
-rw-r--r--src/cpu/x86/lapic/Makefile.inc3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/cpu/x86/lapic/Makefile.inc b/src/cpu/x86/lapic/Makefile.inc
index 3061024f39..baa8292d30 100644
--- a/src/cpu/x86/lapic/Makefile.inc
+++ b/src/cpu/x86/lapic/Makefile.inc
@@ -3,5 +3,8 @@ ramstage-y += lapic_cpu_init.c
ramstage-y += secondary.S
romstage-$(CONFIG_UDELAY_LAPIC) += apic_timer.c
ramstage-$(CONFIG_UDELAY_LAPIC) += apic_timer.c
+ifeq ($(CONFIG_LAPIC_MONOTONIC_TIMER),y)
+smm-$(CONFIG_UDELAY_LAPIC) += apic_timer.c
+endif
romstage-y += boot_cpu.c
ramstage-y += boot_cpu.c