diff options
author | Duncan Laurie <dlaurie@chromium.org> | 2012-06-25 09:53:58 -0700 |
---|---|---|
committer | Ronald G. Minnich <rminnich@gmail.com> | 2012-07-24 23:39:58 +0200 |
commit | 4e4320f524a4695b5987e6bbffcfc48af89dac26 (patch) | |
tree | 6a641f388b940f4d287e3ad0b563423b8e358e11 /src/cpu/x86/smm | |
parent | 77dbbac7e710c279c8208a5e5f5e766ef4565524 (diff) | |
download | coreboot-4e4320f524a4695b5987e6bbffcfc48af89dac26.tar.xz |
CPU: Update ivybridge PP1 current limit value
The BWG says ivybridge current limit for PP1 is 50A.
Verify the PP1 current limit value on link device:
> echo $(( ( $(rdmsr 0 0x602) & 0x1fff ) >> 3 ))
50
Change-Id: I946269d21ef605f2525fe03993f569d69128294b
Signed-off-by: Duncan Laurie <dlaurie@chromium.org>
Reviewed-on: http://review.coreboot.org/1305
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/cpu/x86/smm')
0 files changed, 0 insertions, 0 deletions