diff options
author | Uwe Hermann <uwe@hermann-uwe.de> | 2010-09-27 17:53:17 +0000 |
---|---|---|
committer | Uwe Hermann <uwe@hermann-uwe.de> | 2010-09-27 17:53:17 +0000 |
commit | 5211a7023e90580505acc4eda855206540f588c7 (patch) | |
tree | d45dc1028f52a8778ef5b5c417c27a1ec9402360 /src/cpu/x86/sse_enable.inc | |
parent | da28cd85428f8469d8de8c083b7fe950941bbc08 (diff) | |
download | coreboot-5211a7023e90580505acc4eda855206540f588c7.tar.xz |
Add a few missing license headers based on svn logs, and also add a
few more code comments to src/cpu/x86/*.inc files.
Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5859 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/x86/sse_enable.inc')
-rw-r--r-- | src/cpu/x86/sse_enable.inc | 30 |
1 files changed, 23 insertions, 7 deletions
diff --git a/src/cpu/x86/sse_enable.inc b/src/cpu/x86/sse_enable.inc index 95724b71f7..8dc4f3a2ae 100644 --- a/src/cpu/x86/sse_enable.inc +++ b/src/cpu/x86/sse_enable.inc @@ -1,14 +1,30 @@ - /* preserve BIST in %eax */ - movl %eax, %ebp +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2002 Eric Biederman <ebiederm@xmission.com> + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ - /* - * Enable the use of the xmm registers - */ + /* Preserve BIST. */ + movl %eax, %ebp - /* Enable sse instructions */ + /* Enable SSE instructions. */ movl %cr4, %eax - orl $(1<<9), %eax + orl $(1 << 9), %eax movl %eax, %cr4 + /* Restore BIST. */ movl %ebp, %eax |