summaryrefslogtreecommitdiff
path: root/src/cpu/x86
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2017-03-15 14:55:05 -0700
committerLee Leahy <leroy.p.leahy@intel.com>2017-03-16 04:12:06 +0100
commit8ca9a21a43ccc73b3f289affd2384805ec98eb81 (patch)
treee99c6cb864a5a3a0f720f4d3b7b2bb913fc8eef9 /src/cpu/x86
parenta15d8af140528df440617c074136d32be28e4976 (diff)
downloadcoreboot-8ca9a21a43ccc73b3f289affd2384805ec98eb81.tar.xz
cpu/x86: Add int to unsigned
Fix the following warning detected by checkpatch.pl: WARNING: Prefer 'unsigned int' to bare use of 'unsigned' TEST=Build and run on Galileo Gen2 Change-Id: I97bbe8ba19680bdb99fa38daa5e18b440c338576 Signed-off-by: Lee Leahy <Leroy.P.Leahy@intel.com> Reviewed-on: https://review.coreboot.org/18843 Tested-by: build bot (Jenkins) Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/cpu/x86')
-rw-r--r--src/cpu/x86/mtrr/earlymtrr.c3
-rw-r--r--src/cpu/x86/tsc/delay_tsc.c2
2 files changed, 3 insertions, 2 deletions
diff --git a/src/cpu/x86/mtrr/earlymtrr.c b/src/cpu/x86/mtrr/earlymtrr.c
index 3198df3ed2..4ee54a370f 100644
--- a/src/cpu/x86/mtrr/earlymtrr.c
+++ b/src/cpu/x86/mtrr/earlymtrr.c
@@ -43,7 +43,8 @@ int get_free_var_mtrr(void)
static
#endif
void set_var_mtrr(
- unsigned reg, unsigned base, unsigned size, unsigned type)
+ unsigned int reg, unsigned int base, unsigned int size,
+ unsigned int type)
{
/* Bit Bit 32-35 of MTRRphysMask should be set to 1 */
/* FIXME: It only support 4G less range */
diff --git a/src/cpu/x86/tsc/delay_tsc.c b/src/cpu/x86/tsc/delay_tsc.c
index 0c5dc9e60b..c8b7ba01dc 100644
--- a/src/cpu/x86/tsc/delay_tsc.c
+++ b/src/cpu/x86/tsc/delay_tsc.c
@@ -116,7 +116,7 @@ static inline unsigned long get_clocks_per_usec(void)
return car_get_var(clocks_per_usec);
}
-void udelay(unsigned us)
+void udelay(unsigned int us)
{
unsigned long long start;
unsigned long long current;