summaryrefslogtreecommitdiff
path: root/src/cpu/x86
diff options
context:
space:
mode:
authorStefan Reinauer <stepan@coresystems.de>2010-04-09 13:31:07 +0000
committerStefan Reinauer <stepan@openbios.org>2010-04-09 13:31:07 +0000
commitaa987b23e4a639d1c6bfd6f3043a465874d56953 (patch)
treeb696ab1b83d36233ecdc9247f110472cf920dbd0 /src/cpu/x86
parent0e34aeffd39bb672de520f403533efa2f77df1da (diff)
downloadcoreboot-aa987b23e4a639d1c6bfd6f3043a465874d56953.tar.xz
drop unused files
drop some non-car code from amd/dualcore (there is no AMD dualcore without CAR) Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5392 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/cpu/x86')
-rw-r--r--src/cpu/x86/16bit/entry16.lds1
-rw-r--r--src/cpu/x86/32bit/reset32.inc10
-rw-r--r--src/cpu/x86/32bit/reset32.lds14
-rw-r--r--src/cpu/x86/car/cache_as_ram.lds21
4 files changed, 20 insertions, 26 deletions
diff --git a/src/cpu/x86/16bit/entry16.lds b/src/cpu/x86/16bit/entry16.lds
index db37e66302..0580f0e803 100644
--- a/src/cpu/x86/16bit/entry16.lds
+++ b/src/cpu/x86/16bit/entry16.lds
@@ -1,2 +1 @@
gdtptr16_offset = gdtptr16 & 0xffff;
- _start_offset = _start & 0xffff;
diff --git a/src/cpu/x86/32bit/reset32.inc b/src/cpu/x86/32bit/reset32.inc
deleted file mode 100644
index 42c68cc770..0000000000
--- a/src/cpu/x86/32bit/reset32.inc
+++ /dev/null
@@ -1,10 +0,0 @@
- .section ".reset"
- .code16
-.globl reset_vector
-reset_vector:
-
- . = 0x8;
- .code32
- jmp protected_start
-
- .previous
diff --git a/src/cpu/x86/32bit/reset32.lds b/src/cpu/x86/32bit/reset32.lds
deleted file mode 100644
index 1afb215c41..0000000000
--- a/src/cpu/x86/32bit/reset32.lds
+++ /dev/null
@@ -1,14 +0,0 @@
-/*
- * _ROMTOP : The top of the rom used where we
- * need to put the reset vector.
- */
-
-SECTIONS {
- _ROMTOP = CONFIG_ROMBASE + CONFIG_ROM_IMAGE_SIZE - 0x10;
- . = _ROMTOP;
- .reset (.): {
- *(.reset)
- . = 15 ;
- BYTE(0x00);
- }
-}
diff --git a/src/cpu/x86/car/cache_as_ram.lds b/src/cpu/x86/car/cache_as_ram.lds
index 7f1b373dba..b08a08828f 100644
--- a/src/cpu/x86/car/cache_as_ram.lds
+++ b/src/cpu/x86/car/cache_as_ram.lds
@@ -1,3 +1,23 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2004 Stefan Reinauer
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
SECTIONS {
.init . : {
_init = .;
@@ -7,5 +27,4 @@ SECTIONS {
. = ALIGN(16);
_einit = .;
}
-
}