summaryrefslogtreecommitdiff
path: root/src/cpu/x86
diff options
context:
space:
mode:
authorMartin Roth <martinroth@google.com>2017-07-21 10:23:57 -0600
committerMartin Roth <martinroth@google.com>2017-07-21 17:00:01 +0000
commitb137c13e57c667db861abc57dffe079ceaeea8c1 (patch)
treeb56ad68f0657142c905b7855061b23a3cc611e09 /src/cpu/x86
parent837afb0938cfa951290d252e1e37adff8fff9f5a (diff)
downloadcoreboot-b137c13e57c667db861abc57dffe079ceaeea8c1.tar.xz
I82801JX: Add IS_ENABLED around config options
This chipset was just added and had a few places that needed to be fixed. Change-Id: Ief048c4876c5a2cb538c9cb4b295aba46a4fff62 Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/20684 Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/cpu/x86')
-rw-r--r--src/cpu/x86/smm/smmrelocate.S2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/x86/smm/smmrelocate.S b/src/cpu/x86/smm/smmrelocate.S
index 23d107ada6..4d388a99eb 100644
--- a/src/cpu/x86/smm/smmrelocate.S
+++ b/src/cpu/x86/smm/smmrelocate.S
@@ -29,7 +29,7 @@
#include "../../../soc/intel/sch/sch.h"
#elif IS_ENABLED(CONFIG_SOUTHBRIDGE_INTEL_I82801IX)
#include "../../../southbridge/intel/i82801ix/i82801ix.h"
-#elif CONFIG_SOUTHBRIDGE_INTEL_I82801JX
+#elif IS_ENABLED(CONFIG_SOUTHBRIDGE_INTEL_I82801JX)
#include "../../../southbridge/intel/i82801jx/i82801jx.h"
#else