summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2015-03-05 14:35:04 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2015-03-07 21:22:20 +0100
commit0127c6c80865384faa43602bf22b3a70147343d9 (patch)
treefc56798fa2d98ff7eb0f248156dd6c2d9e1bb40a /src/cpu
parentc13fc15a45560b84da77a9ca74af050d1bc19bec (diff)
downloadcoreboot-0127c6c80865384faa43602bf22b3a70147343d9.tar.xz
AMD: Uniformly define MSRs for TOP_MEM and TOP_MEM2
Make the build tolerate re-definitions. Change-Id: Ia7505837c70b1f749262508b26576e95c7865576 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/8609 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/amd/car/cache_as_ram.inc4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/cpu/amd/car/cache_as_ram.inc b/src/cpu/amd/car/cache_as_ram.inc
index dadf8f7224..f7dec30554 100644
--- a/src/cpu/amd/car/cache_as_ram.inc
+++ b/src/cpu/amd/car/cache_as_ram.inc
@@ -468,8 +468,8 @@ all_mtrr_msrs:
.long IORRMask_MSR(1)
/* Top of memory MTRR MSRs */
- .long TOP_MEM_MSR
- .long TOP_MEM2_MSR
+ .long TOP_MEM
+ .long TOP_MEM2
.long 0x000 /* NULL, end of table */