summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorVikram Narayanan <vikram186@gmail.com>2012-01-23 01:44:44 +0530
committerStefan Reinauer <stefan.reinauer@coreboot.org>2012-01-23 22:50:56 +0100
commit0713ca3f8493ee89103b4826137bd64f59c88933 (patch)
treebc137ad8444b98cd5a468e09a21de1b80b836edd /src/cpu
parent15370ca0688beff07cfbdf69ef47b0284227ef03 (diff)
downloadcoreboot-0713ca3f8493ee89103b4826137bd64f59c88933.tar.xz
post code: Replaced hard-coded post code with macro
Added a macro in the post code list, which replaces hard coded value in cpu/x86/cache/cache.c Change-Id: I27cb27827272584a8a17a41c111e2dc155196a97 Signed-off-by: Vikram Narayanan <vikram186@gmail.com> Reviewed-on: http://review.coreboot.org/572 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/x86/cache/cache.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/cpu/x86/cache/cache.c b/src/cpu/x86/cache/cache.c
index a7cba4ac5c..1df9e08014 100644
--- a/src/cpu/x86/cache/cache.c
+++ b/src/cpu/x86/cache/cache.c
@@ -3,8 +3,7 @@
void x86_enable_cache(void)
{
- post_code(0x60);
+ post_code(POST_ENABLING_CACHE);
printk(BIOS_INFO, "Enabling cache\n");
enable_cache();
}
-