summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-05-27 16:21:55 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-06-06 09:43:11 +0000
commit379aab47f9bf4a804de168b61d3b2a1f6f789a91 (patch)
tree4b2435a2a04d78cdc40b641efc19431d966c53c0 /src/cpu
parentcecc4a0d7a458b08808fbe818054408691896eea (diff)
downloadcoreboot-379aab47f9bf4a804de168b61d3b2a1f6f789a91.tar.xz
src: Remove unused 'include <cpu/x86/mtrr.h>'
Change-Id: I3f08b9cc34582165785063580b3356135030f63e Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41782 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: David Guckian
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/intel/car/romstage.c1
-rw-r--r--src/cpu/intel/haswell/bootblock.c1
-rw-r--r--src/cpu/x86/lapic/secondary.S1
3 files changed, 0 insertions, 3 deletions
diff --git a/src/cpu/intel/car/romstage.c b/src/cpu/intel/car/romstage.c
index 233e106097..a955d8c3c7 100644
--- a/src/cpu/intel/car/romstage.c
+++ b/src/cpu/intel/car/romstage.c
@@ -4,7 +4,6 @@
#include <arch/romstage.h>
#include <bootblock_common.h>
#include <console/console.h>
-#include <cpu/x86/mtrr.h>
#include <cpu/x86/smm.h>
#include <arch/symbols.h>
#include <commonlib/helpers.h>
diff --git a/src/cpu/intel/haswell/bootblock.c b/src/cpu/intel/haswell/bootblock.c
index 2fe9400f7c..c9e3f2abad 100644
--- a/src/cpu/intel/haswell/bootblock.c
+++ b/src/cpu/intel/haswell/bootblock.c
@@ -3,7 +3,6 @@
#include <stdint.h>
#include <arch/bootblock.h>
#include <cpu/x86/msr.h>
-#include <cpu/x86/mtrr.h>
#include <arch/io.h>
#include <halt.h>
diff --git a/src/cpu/x86/lapic/secondary.S b/src/cpu/x86/lapic/secondary.S
index 6aa0c59aa8..8a44112943 100644
--- a/src/cpu/x86/lapic/secondary.S
+++ b/src/cpu/x86/lapic/secondary.S
@@ -1,6 +1,5 @@
/* SPDX-License-Identifier: GPL-2.0-only */
-#include <cpu/x86/mtrr.h>
#include <cpu/x86/lapic_def.h>
#include <arch/ram_segs.h>