summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2018-06-04 01:28:41 +0300
committerPatrick Georgi <pgeorgi@google.com>2018-06-06 10:28:00 +0000
commit088f09dc2f11141bc66e56028c26204e8afb3217 (patch)
tree97557e8f28a40e1eb0b947bbaabfb744b1b2fcce /src/cpu
parent69e9e715a644aef8db118a30dee3878c561b976a (diff)
downloadcoreboot-088f09dc2f11141bc66e56028c26204e8afb3217.tar.xz
arch/x86: Drop leftover ROMCC support
Remove the last bits of building romstage with romcc. Change-Id: I70bb1ed23a5aeb87bf7641e0b0bd604a4e622e61 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/26807 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/Kconfig2
-rw-r--r--src/cpu/amd/geode_lx/syspreinit.c3
-rw-r--r--src/cpu/x86/Kconfig1
3 files changed, 1 insertions, 5 deletions
diff --git a/src/cpu/Kconfig b/src/cpu/Kconfig
index e10a7022d4..a7cb99e4b3 100644
--- a/src/cpu/Kconfig
+++ b/src/cpu/Kconfig
@@ -8,7 +8,7 @@ if ARCH_X86
config CACHE_AS_RAM
bool
- default !ROMCC
+ default y
config NO_CAR_GLOBAL_MIGRATION
bool
diff --git a/src/cpu/amd/geode_lx/syspreinit.c b/src/cpu/amd/geode_lx/syspreinit.c
index 801aea91b0..f30c0598e4 100644
--- a/src/cpu/amd/geode_lx/syspreinit.c
+++ b/src/cpu/amd/geode_lx/syspreinit.c
@@ -35,8 +35,5 @@ static void StartTimer1(void)
void SystemPreInit(void)
{
/* they want a jump ... */
-#if !IS_ENABLED(CONFIG_CACHE_AS_RAM)
- __asm__ __volatile__("jmp .+2\ninvd\njmp .+2\n");
-#endif
StartTimer1();
}
diff --git a/src/cpu/x86/Kconfig b/src/cpu/x86/Kconfig
index a20febb9ce..baa4413c33 100644
--- a/src/cpu/x86/Kconfig
+++ b/src/cpu/x86/Kconfig
@@ -88,7 +88,6 @@ config NO_FIXED_XIP_ROM_SIZE
config XIP_ROM_SIZE
hex
depends on !NO_FIXED_XIP_ROM_SIZE
- default ROM_SIZE if ROMCC
default 0x10000
config CPU_ADDR_BITS