summaryrefslogtreecommitdiff
path: root/src/cpu
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-12-21 10:17:56 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-05-28 09:50:52 +0000
commitdf771c1ee4329389968a76396ab5f43ae5478748 (patch)
tree9de7663096d951e7b22e21b06a2270ba916fd836 /src/cpu
parent69589294c205b616e80cafbbfb0b33e105a75386 (diff)
downloadcoreboot-df771c1ee4329389968a76396ab5f43ae5478748.tar.xz
arch/x86: Remove more romcc leftovers
The sections .rom.* were for romcc and no longer used. Some romcc comments were left behind when guards were removed. Change-Id: I060ad7af2f03c67946f9796e625c072b887280c1 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37955 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/cpu')
-rw-r--r--src/cpu/intel/fit/fit.S2
-rw-r--r--src/cpu/x86/16bit/entry16.inc1
2 files changed, 2 insertions, 1 deletions
diff --git a/src/cpu/intel/fit/fit.S b/src/cpu/intel/fit/fit.S
index 149d2d0384..3b7396c5ce 100644
--- a/src/cpu/intel/fit/fit.S
+++ b/src/cpu/intel/fit/fit.S
@@ -8,7 +8,7 @@ fit_pointer:
.long 0
.previous
-.section ".rom.data", "a", @progbits
+.section .text
.align 16
.global fit_table
.global fit_table_end
diff --git a/src/cpu/x86/16bit/entry16.inc b/src/cpu/x86/16bit/entry16.inc
index c71acb0bff..13d12beb66 100644
--- a/src/cpu/x86/16bit/entry16.inc
+++ b/src/cpu/x86/16bit/entry16.inc
@@ -26,6 +26,7 @@
*/
#include <arch/rom_segs.h>
+#include <cpu/x86/post_code.h>
/* Symbol _start16bit must be aligned to 4kB to start AP CPUs with
* Startup IPI message without RAM.