diff options
| author | Martin Roth <martinroth@chromium.org> | 2019-04-22 15:35:17 -0600 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2019-07-02 14:11:31 +0000 |
| commit | 360035ee5b83ab9a1c4f09f30f207edb103ab51c (patch) | |
| tree | e34ef1e2999bcbd22b6399043dd4f238a38d5e5c /src/cpu | |
| parent | 5c354b9979c7e7ad9af668bad0e1b6a5c3003d26 (diff) | |
| download | coreboot-360035ee5b83ab9a1c4f09f30f207edb103ab51c.tar.xz | |
soc/amd/picasso: Remove ST files not used for PCO
Remove files that aren't needed for the picasso port.
Remove traces of AGESA v5 (includes binaryPI support files). Remove
SPD helper.
Picasso (and all AMD Family 17h processors) have a very different
boot flow from previous products. Memory is initialized by the PSP
before the x86 processor is released from reset. The SPD is read by
the PSP, so it's not needed in coreboot.
TEST=None
BUG=b:130804851
Signed-off-by: Martin Roth <martinroth@chromium.org>
Change-Id: I743ffd6058982f8f182ea4d73172a029967f3ea5
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32408
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Richard Spiegel <richard.spiegel@silverbackltd.com>
Reviewed-by: Edward O'Callaghan <quasisec@chromium.org>
Diffstat (limited to 'src/cpu')
0 files changed, 0 insertions, 0 deletions