diff options
| author | Philipp Deppenwiese <zaolin@das-labor.org> | 2017-10-18 20:26:18 +0200 |
|---|---|---|
| committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2018-01-18 01:45:35 +0000 |
| commit | d88fb36e61beac7b52b6183385de4434895a4995 (patch) | |
| tree | 285f48686df7f318b7b57044991bf70ebd4cd42c /src/cpu | |
| parent | 64e2d19082636de9e82674ccfca574269bb34712 (diff) | |
| download | coreboot-d88fb36e61beac7b52b6183385de4434895a4995.tar.xz | |
security/tpm: Change TPM naming for different layers.
* Rename tlcl* to tss* as tpm software stack layer.
* Fix inconsistent naming.
Change-Id: I206dd6a32dbd303a6d4d987e424407ebf5c518fa
Signed-off-by: Philipp Deppenwiese <zaolin@das-labor.org>
Reviewed-on: https://review.coreboot.org/22104
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/cpu')
| -rw-r--r-- | src/cpu/intel/haswell/romstage.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/intel/haswell/romstage.c b/src/cpu/intel/haswell/romstage.c index ffbfbdfd83..6d9fbc4a0b 100644 --- a/src/cpu/intel/haswell/romstage.c +++ b/src/cpu/intel/haswell/romstage.c @@ -42,7 +42,7 @@ #include "northbridge/intel/haswell/raminit.h" #include "southbridge/intel/lynxpoint/pch.h" #include "southbridge/intel/lynxpoint/me.h" -#include <security/tpm/tpm.h> +#include <security/tpm/tis.h> static inline void reset_system(void) { |