summaryrefslogtreecommitdiff
path: root/src/device/Makefile.inc
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2014-05-05 16:40:15 +0300
committerKyösti Mälkki <kyosti.malkki@gmail.com>2014-07-05 11:41:52 +0200
commit36abdc4017d93484577fe08fdb61d8ff22c6259c (patch)
treeb1f84b1c8006ca0952e22880e92b1e8a55bafffa /src/device/Makefile.inc
parent93d9f92cfbb214718e211aee71ac869c77f725ee (diff)
downloadcoreboot-36abdc4017d93484577fe08fdb61d8ff22c6259c.tar.xz
gizmosphere/gizmo: Move support of SPD data in CBFS
This code is not specific to any board or AGESA family. Change-Id: I26c32fbe8e45018e239762b072dfe3da05271697 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/5690 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/device/Makefile.inc')
-rw-r--r--src/device/Makefile.inc2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/device/Makefile.inc b/src/device/Makefile.inc
index 7ef7d2fccf..813ce7ed1c 100644
--- a/src/device/Makefile.inc
+++ b/src/device/Makefile.inc
@@ -17,7 +17,7 @@ ramstage-y += smbus_ops.c
romstage-y += device_romstage.c
romstage-$(CONFIG_PCI) += pci_early.c
-subdirs-y += oprom
+subdirs-y += oprom dram
ramstage-$(CONFIG_VGA_ROM_RUN) += pci_rom.c