summaryrefslogtreecommitdiff
path: root/src/device/pci_ops.c
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2016-08-06 09:51:35 -0700
committerLee Leahy <leroy.p.leahy@intel.com>2016-08-10 22:31:52 +0200
commit5e07a7e474eb2ceeb252ddc33fb26fe041425c1b (patch)
treec8d65f11a3197dece346ef23528ac6ac6b434aee /src/device/pci_ops.c
parent00a38a4a9e668caf573517051aafff9eba61def3 (diff)
downloadcoreboot-5e07a7e474eb2ceeb252ddc33fb26fe041425c1b.tar.xz
soc/intel/quark: Switch to using serial routines for FSP
Switch from passing FSP the serial port address to passing FSP the serial port output routine. This enables coreboot to use any UART in the system and also log the FSP output. TEST=Build and run on Galileo Gen2 Change-Id: I67d820ea0360a3188480455dd2595be7f2debd5c Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/16105 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/device/pci_ops.c')
0 files changed, 0 insertions, 0 deletions