diff options
author | Youness Alaoui <youness.alaoui@puri.sm> | 2017-05-08 15:22:03 -0400 |
---|---|---|
committer | Martin Roth <martinroth@google.com> | 2017-06-09 16:59:41 +0200 |
commit | b191c9f0ab5e9c4fb3f355a0cc2674e7861b0a68 (patch) | |
tree | 31a25616d101ee438bd5df25a41313c8432745c9 /src/device/pciexp_device.c | |
parent | bb5fb64e11aa7eb6534a5dd5a06d5ea29dc4d411 (diff) | |
download | coreboot-b191c9f0ab5e9c4fb3f355a0cc2674e7861b0a68.tar.xz |
soc/broadwell: Allow disabling of PCIe ASPM options
The ASPM options (L1 substates, CLKREQ support, Common Clock and ASPM)
are hardcoded for broadwell chips, but some boards may not support
these ASPM options even if the SoC does support it (non-wired CLKREQ
pin for example).
This is required to disable L1 substates on the Purism/Librem 13 which
seems to have issues with NVMe drives falling into L1.2 state and not
being able to exit that state.
Change-Id: I2c7173af1d482cccdc784e3fa44ecbb5d38ddc34
Signed-off-by: Youness Alaoui <youness.alaoui@puri.sm>
Reviewed-on: https://review.coreboot.org/19899
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/device/pciexp_device.c')
0 files changed, 0 insertions, 0 deletions