summaryrefslogtreecommitdiff
path: root/src/devices/pci_rom.c
diff options
context:
space:
mode:
authorLi-Ta Lo <ollie@lanl.gov>2005-01-10 23:16:22 +0000
committerLi-Ta Lo <ollie@lanl.gov>2005-01-10 23:16:22 +0000
commit883b8793c9777544101261ebcbed6088e0df1593 (patch)
tree821dfaf9181d0f5be523c21f3c75cc77fbce427f /src/devices/pci_rom.c
parent7ee97999ad03c2134049ba4554e1f5036924cd6d (diff)
downloadcoreboot-883b8793c9777544101261ebcbed6088e0df1593.tar.xz
added PCI expansion ROM support,
works for some ATI and Nvidia AGP cards now. git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1851 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/devices/pci_rom.c')
-rw-r--r--src/devices/pci_rom.c82
1 files changed, 82 insertions, 0 deletions
diff --git a/src/devices/pci_rom.c b/src/devices/pci_rom.c
new file mode 100644
index 0000000000..1869a5b74c
--- /dev/null
+++ b/src/devices/pci_rom.c
@@ -0,0 +1,82 @@
+#include <console/console.h>
+#include <device/device.h>
+#include <device/pci.h>
+#include <device/pci_ids.h>
+#include <device/pci_ops.h>
+
+struct rom_header * pci_rom_probe(struct device *dev)
+{
+ unsigned long rom_address;
+ struct rom_header *rom_header;
+ struct pci_data *rom_data;
+
+ rom_address = pci_read_config32(dev, PCI_ROM_ADDRESS);
+ if (rom_address == 0x00000000 || rom_address == 0xffffffff) {
+ /* FixME: search in the LinuxBIOS Image for integrated
+ * devices? */
+ return NULL;
+ }
+
+ printk_debug("%s, rom address for %s = %x\n",
+ __func__, dev_path(dev), rom_address);
+
+ /* enable expansion ROM address decoding */
+ pci_write_config32(dev, PCI_ROM_ADDRESS, rom_address|PCI_ROM_ADDRESS_ENABLE);
+
+ rom_header = rom_address;
+ printk_debug("%s, PCI Expansion ROM, signature 0x%04x, \n\t"
+ "INIT size 0x%04x, data ptr 0x%04x\n",
+ __func__, le32_to_cpu(rom_header->signature),
+ rom_header->size * 512, le32_to_cpu(rom_header->data));
+ if (le32_to_cpu(rom_header->signature) != PCI_ROM_HDR) {
+ printk_err("%s, Incorrect Expansion ROM Header Signature %04x\n",
+ __func__, le32_to_cpu(rom_header->signature));
+ return NULL;
+ }
+
+ rom_data = (unsigned char *) rom_header + le32_to_cpu(rom_header->data);
+ printk_debug("%s, PCI ROM Image, Vendor %04x, Device %04x,\n",
+ __func__, rom_data->vendor, rom_data->device);
+ if (dev->vendor != rom_data->vendor || dev->device != rom_data->device) {
+ printk_err("%s, Device or Vendor ID mismatch\n");
+ return NULL;
+ }
+
+ printk_debug("%s, PCI ROM Image, Class Code %02x%04x, Code Type %02x\n",
+ __func__, rom_data->class_hi, rom_data->class_lo,
+ rom_data->type);
+ if ((dev->class >> 8) != (rom_data->class_hi << 16 | rom_data->class_lo)) {
+ printk_err("%s, Class Code mismatch %x\n",
+ __func__, dev->class);
+ return NULL;
+ }
+
+ return rom_header;
+}
+
+static void *pci_ram_image_start = PCI_RAM_IMAGE_START;
+struct rom_header *pci_rom_load(struct device *dev, struct rom_header *rom_header)
+{
+ struct pci_data * rom_data;
+ unsigned long rom_address;
+ unsigned int rom_size;
+
+ rom_address = pci_read_config32(dev, PCI_ROM_ADDRESS);
+ rom_data = (unsigned char *) rom_header + le32_to_cpu(rom_header->data);
+ rom_size = rom_header->size*512;
+
+ if (PCI_CLASS_DISPLAY_VGA == (rom_data->class_hi << 16 | rom_data->class_lo)) {
+ printk_debug("%s, copying VGA ROM Image from %x to %x, %x bytes\n",
+ __func__, rom_header, PCI_VGA_RAM_IMAGE_START, rom_size);
+ memcpy(PCI_VGA_RAM_IMAGE_START, rom_header, rom_size);
+ return (struct rom_header *) (PCI_VGA_RAM_IMAGE_START);
+ } else {
+ printk_debug("%s, copying non-VGA ROM Image from %x to %x, %x bytes\n",
+ __func__, rom_header, pci_ram_image_start, rom_size);
+ memcpy(pci_ram_image_start, rom_header, rom_size);
+ pci_ram_image_start += rom_size;
+ return (struct rom_header *) pci_ram_image_start;
+ }
+ /* disable expansion ROM address decoding */
+ pci_write_config32(dev, PCI_ROM_ADDRESS, rom_address & ~PCI_ROM_ADDRESS_ENABLE);
+}