diff options
author | Aaron Durbin <adurbin@chromium.org> | 2017-12-15 12:26:40 -0700 |
---|---|---|
committer | Aaron Durbin <adurbin@chromium.org> | 2017-12-17 18:29:41 +0000 |
commit | decd062875c1e33d4c9203c2edc0652792a46e73 (patch) | |
tree | 83da2b2b82f3e0b5298f89ed2477637ec0766a16 /src/drivers/mrc_cache/Makefile.inc | |
parent | 934f433d87df0440294be6fc2e6395e0139a5e34 (diff) | |
download | coreboot-decd062875c1e33d4c9203c2edc0652792a46e73.tar.xz |
drivers/mrc_cache: move mrc_cache support to drivers
There's nothing intel-specific about the current mrc_cache support.
It's logic manages saving non-volatile areas into the boot media.
Therefore, expose it to the rest of the system for any and all to
use.
BUG=b:69614064
Change-Id: I3b331c82a102f88912a3e10507a70207fb20aecc
Signed-off-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-on: https://review.coreboot.org/22901
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/drivers/mrc_cache/Makefile.inc')
-rw-r--r-- | src/drivers/mrc_cache/Makefile.inc | 16 |
1 files changed, 16 insertions, 0 deletions
diff --git a/src/drivers/mrc_cache/Makefile.inc b/src/drivers/mrc_cache/Makefile.inc new file mode 100644 index 0000000000..819d637e4f --- /dev/null +++ b/src/drivers/mrc_cache/Makefile.inc @@ -0,0 +1,16 @@ + +romstage-$(CONFIG_CACHE_MRC_SETTINGS) += mrc_cache.c +ramstage-$(CONFIG_CACHE_MRC_SETTINGS) += mrc_cache.c + +# Create and add the MRC cache to the cbfs image +ifneq ($(CONFIG_CHROMEOS),y) +$(obj)/mrc.cache: $(obj)/config.h + dd if=/dev/zero count=1 \ + bs=$(shell printf "%d" $(CONFIG_MRC_SETTINGS_CACHE_SIZE) ) | \ + tr '\000' '\377' > $@ + +cbfs-files-$(CONFIG_CACHE_MRC_SETTINGS) += mrc.cache +mrc.cache-file := $(obj)/mrc.cache +mrc.cache-position := $(CONFIG_MRC_SETTINGS_CACHE_BASE) +mrc.cache-type := mrc_cache +endif |