diff options
| author | David Guckian <david.guckian@intel.com> | 2015-11-14 16:01:33 +0000 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2015-11-16 17:41:00 +0100 |
| commit | d35c264b71c923387f93886ec9507bd052b8bedf (patch) | |
| tree | 95346936980c5cd4c2842b7581bb1ea37df26d4a /src/drivers/ricoh/rce822 | |
| parent | 5f06d53bdb3621ff9e232d4f070f9ff4bbacfa4c (diff) | |
| download | coreboot-d35c264b71c923387f93886ec9507bd052b8bedf.tar.xz | |
intel/fsp_model_406dx: Load APs microcode in model_406dx_init
Load microcode to APs when performing model_406dx_init. The updated
fsp1_0 driver calls TempRamInit API with a dummy microcode, so FSP
will not handle the microcode load.
Change-Id: Ib75f860a34c84bf13c0c6c31ebed13e5787f365e
Signed-off-by: David Guckian <david.guckian@intel.com>
Reviewed-on: http://review.coreboot.org/12436
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/drivers/ricoh/rce822')
0 files changed, 0 insertions, 0 deletions