summaryrefslogtreecommitdiff
path: root/src/drivers
diff options
context:
space:
mode:
authorSeven Lee <wtli@nuvoton.com>2021-03-31 15:57:38 +0800
committerPatrick Georgi <pgeorgi@google.com>2021-04-06 07:03:15 +0000
commitf14705153545819b1a134e8c6f33f38190b75c70 (patch)
tree1d5ea94232c1603ab4965aebe155668872f6ed1f /src/drivers
parent479247a5ecc0dbb234669a7d85ece9bd982aeb6b (diff)
downloadcoreboot-f14705153545819b1a134e8c6f33f38190b75c70.tar.xz
src/drivers/generic/nau8315: Add nau8315 support
Configure and enable GPIO for speaker amp nau8315. change return acpi string name directly. Signed-off-by: Seven Lee <wtli@nuvoton.com> Change-Id: Ie883d65ced3cd95fe318ba0914ed806ff592258d Reviewed-on: https://review.coreboot.org/c/coreboot/+/51971 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: EricR Lai <ericr_lai@compal.corp-partner.google.com>
Diffstat (limited to 'src/drivers')
-rw-r--r--src/drivers/generic/nau8315/Kconfig3
-rw-r--r--src/drivers/generic/nau8315/Makefile.inc1
-rw-r--r--src/drivers/generic/nau8315/chip.h8
-rw-r--r--src/drivers/generic/nau8315/nau8315.c74
4 files changed, 86 insertions, 0 deletions
diff --git a/src/drivers/generic/nau8315/Kconfig b/src/drivers/generic/nau8315/Kconfig
new file mode 100644
index 0000000000..64b12e6e33
--- /dev/null
+++ b/src/drivers/generic/nau8315/Kconfig
@@ -0,0 +1,3 @@
+config DRIVERS_GENERIC_NAU8315
+ bool
+ depends on HAVE_ACPI_TABLES
diff --git a/src/drivers/generic/nau8315/Makefile.inc b/src/drivers/generic/nau8315/Makefile.inc
new file mode 100644
index 0000000000..09641892e5
--- /dev/null
+++ b/src/drivers/generic/nau8315/Makefile.inc
@@ -0,0 +1 @@
+ramstage-$(CONFIG_DRIVERS_GENERIC_NAU8315) += nau8315.c
diff --git a/src/drivers/generic/nau8315/chip.h b/src/drivers/generic/nau8315/chip.h
new file mode 100644
index 0000000000..aa194bb3e9
--- /dev/null
+++ b/src/drivers/generic/nau8315/chip.h
@@ -0,0 +1,8 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <acpi/acpi_device.h>
+
+struct drivers_generic_nau8315_config {
+ /* ENABLE GPIO */
+ struct acpi_gpio enable_gpio;
+};
diff --git a/src/drivers/generic/nau8315/nau8315.c b/src/drivers/generic/nau8315/nau8315.c
new file mode 100644
index 0000000000..21b8ff9e17
--- /dev/null
+++ b/src/drivers/generic/nau8315/nau8315.c
@@ -0,0 +1,74 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#include <acpi/acpi_device.h>
+#include <acpi/acpigen.h>
+#include <console/console.h>
+#include <device/device.h>
+#include <device/path.h>
+#include <gpio.h>
+#include "chip.h"
+
+static void nau8315_fill_ssdt(const struct device *dev)
+{
+ struct drivers_generic_nau8315_config *config = dev->chip_info;
+ const char *path;
+ struct acpi_dp *dp;
+
+ if (!dev->enabled || !config)
+ return;
+
+ const char *scope = acpi_device_scope(dev);
+ const char *name = acpi_device_name(dev);
+ if (!scope || !name)
+ return;
+
+ /* Device */
+ acpigen_write_scope(scope);
+ acpigen_write_device(name);
+
+ acpigen_write_name_string("_HID", "NVTN2010");
+ acpigen_write_name_integer("_UID", 0);
+ acpigen_write_name_string("_DDN", dev->chip_ops->name);
+ acpigen_write_STA(acpi_device_status(dev));
+
+ /* Resources */
+ acpigen_write_name("_CRS");
+ acpigen_write_resourcetemplate_header();
+ acpi_device_write_gpio(&config->enable_gpio);
+ acpigen_write_resourcetemplate_footer();
+
+ /* _DSD for devicetree properties */
+ /* This points to the first pin in the first gpio entry in _CRS */
+ path = acpi_device_path(dev);
+ dp = acpi_dp_new_table("_DSD");
+ acpi_dp_add_gpio(dp, "enable-gpios", path, 0, 0,
+ config->enable_gpio.active_low);
+ acpi_dp_write(dp);
+
+ acpigen_pop_len(); /* Device */
+ acpigen_pop_len(); /* Scope */
+
+ printk(BIOS_INFO, "%s: %s\n", path, dev->chip_ops->name);
+}
+
+static const char *nau8315_acpi_name(const struct device *dev)
+{
+ return "NVTN";
+}
+
+static struct device_operations nau8315_ops = {
+ .read_resources = noop_read_resources,
+ .set_resources = noop_set_resources,
+ .acpi_name = nau8315_acpi_name,
+ .acpi_fill_ssdt = nau8315_fill_ssdt,
+};
+
+static void nau8315_enable(struct device *dev)
+{
+ dev->ops = &nau8315_ops;
+}
+
+struct chip_operations drivers_generic_nau8315_ops = {
+ CHIP_NAME("Nuvoton NAU8315 Amplifier")
+ .enable_dev = nau8315_enable
+};