diff options
author | Hung-Te Lin <hungte@chromium.org> | 2014-04-17 08:20:04 +0800 |
---|---|---|
committer | Marc Jones <marc.jones@se-eng.com> | 2014-12-16 23:31:09 +0100 |
commit | 0cbba8288fa169a74b5ab22f468ad8cfda3a7ac4 (patch) | |
tree | 2e1d4b7225e082296fb9c416dfc39a63ac6a71bc /src/ec/Makefile.inc | |
parent | 066b16442956ad9297c40b040b110b92a0dab31d (diff) | |
download | coreboot-0cbba8288fa169a74b5ab22f468ad8cfda3a7ac4.tar.xz |
tegra124: Allow "best" PLLD parameters for unmatched pixel clock.
The pixel clock for some panel (ex: CMN N116BGE-EA2: 76420000) cannot be matched
by our PLLD params finding algorithm, after VCO/CF limitations are applied.
To support these panels, we want to allow "best matched" params.
BRANCH=nyan
BUG=none
TEST=emerge-nyan_big coreboot chromeos-bootimage;
emerge-nyan coreboot chromeos-bootimage;
# Successfully brings up display on Nyan_Big EVT2 and Nyan Norrin.
Original-Change-Id: If8143c2062abd2f843c07698ea55cab47bf1e41a
Original-Signed-off-by: Hung-Te Lin <hungte@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/195327
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
(cherry picked from commit 8aa66e659e3c60296f05e59b4343496a850ea019)
Signed-off-by: Marc Jones <marc.jones@se-eng.com>
Change-Id: I623db44de35fecee5539e4d72f93f28b5fa0b59c
Reviewed-on: http://review.coreboot.org/7771
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/ec/Makefile.inc')
0 files changed, 0 insertions, 0 deletions