diff options
author | Subrata Banik <subrata.banik@intel.com> | 2020-04-27 12:12:54 +0530 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2020-05-01 07:01:01 +0000 |
commit | 38df060abad3ac105d73fc7425c89571650b40f1 (patch) | |
tree | c1fa50cb286430177f2b2b2919f53d783ef09dbb /src/ec/smsc | |
parent | 09f60ff0e259664c174070a6ed444bd3e11883c5 (diff) | |
download | coreboot-38df060abad3ac105d73fc7425c89571650b40f1.tar.xz |
mb/google/dedede: Fix crossystem wpsw_cur error
Add GPIO_PCH_WP (GPP_C11) to associate GPP_PCH_WP with community
zero.
TEST=Build coreboot, flash, boot to
and log into kernel, execute "wp enable" in console,
execute "crossystem" at kernel prompt and verify that "wpsw_cur"
shows as being "1", Execute "wp disable" in console, execute
"crossystem" at kernel prompt and verify "wpsw_cur" is 0.
Change-Id: Ie4ae1365a7611b8be3e795798c171e3f7ea9e417
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/40744
Reviewed-by: Usha P <usha.p@intel.com>
Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/ec/smsc')
0 files changed, 0 insertions, 0 deletions