summaryrefslogtreecommitdiff
path: root/src/ec
diff options
context:
space:
mode:
authorPatrick Georgi <pgeorgi@google.com>2017-07-28 15:57:23 +0200
committerMartin Roth <martinroth@google.com>2017-08-11 19:10:46 +0000
commit0f6187a55a0ec30e462f23795eb4d09d1eb66cbf (patch)
treecc8c5f23fe4ca85fc28b9d41f1f9bc4792b13e3e /src/ec
parentb4411d3c9e022eb5c1546f2b47cb261fd703a8fa (diff)
downloadcoreboot-0f6187a55a0ec30e462f23795eb4d09d1eb66cbf.tar.xz
ec/google: update ec_commands.h
Copy from chrome-ec codebase, except for keeping the long-form license header. BUG=b:64468585 BRANCH=none TEST=with the other sku-id related patches applied, coreboot obtains the right SKU ID from EC Change-Id: I513123547f3854945e827d2f7f6c0df6591886eb Signed-off-by: Patrick Georgi <pgeorgi@google.com> Reviewed-on: https://review.coreboot.org/20945 Reviewed-by: Martin Roth <martinroth@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/ec')
-rw-r--r--src/ec/google/chromeec/ec_commands.h33
1 files changed, 31 insertions, 2 deletions
diff --git a/src/ec/google/chromeec/ec_commands.h b/src/ec/google/chromeec/ec_commands.h
index 3e093f63be..46ab905e8f 100644
--- a/src/ec/google/chromeec/ec_commands.h
+++ b/src/ec/google/chromeec/ec_commands.h
@@ -31,7 +31,7 @@
#ifndef __CROS_EC_EC_COMMANDS_H
#define __CROS_EC_EC_COMMANDS_H
-#ifndef __ACPI__
+#if !defined(__ACPI__) && !defined(__KERNEL__)
#include <stdint.h>
#endif
@@ -1121,6 +1121,14 @@ struct __ec_align4 ec_response_get_features {
};
/*****************************************************************************/
+/* Get the board's SKU ID from EC */
+#define EC_CMD_GET_SKU_ID 0x000E
+
+struct __ec_align4 ec_response_sku_id {
+ uint32_t sku_id;
+};
+
+/*****************************************************************************/
/* Flash commands */
/* Get flash info */
@@ -1152,6 +1160,13 @@ struct __ec_align4 ec_response_flash_info {
/* EC flash erases bits to 0 instead of 1 */
#define EC_FLASH_INFO_ERASE_TO_0 (1 << 0)
+/* Flash must be selected for read/write/erase operations to succeed. This may
+ * be necessary on a chip where write/erase can be corrupted by other board
+ * activity, or where the chip needs to enable some sort of programming voltage,
+ * or where the read/write/erase operations require cleanly suspending other
+ * chip functionality. */
+#define EC_FLASH_INFO_SELECT_REQUIRED (1 << 1)
+
/*
* Version 1 returns the same initial fields as version 0, with additional
* fields following.
@@ -1422,6 +1437,16 @@ struct __ec_align1 ec_response_flash_spi_info {
uint8_t sr1, sr2;
};
+
+/* Select flash during flash operations */
+#define EC_CMD_FLASH_SELECT 0x0019
+
+struct __ec_align4 ec_params_flash_select {
+ /* 1 to select flash, 0 to deselect flash */
+ uint8_t select;
+};
+
+
/*****************************************************************************/
/* PWM commands */
@@ -2980,6 +3005,7 @@ struct __ec_align1 ec_response_get_next_event {
#define EC_MKBP_POWER_BUTTON 0
#define EC_MKBP_VOL_UP 1
#define EC_MKBP_VOL_DOWN 2
+#define EC_MKBP_RECOVERY 3
/* Switches */
#define EC_MKBP_LID_OPEN 0
@@ -3935,6 +3961,9 @@ struct __ec_align1 ec_response_usb_pd_control_v1 {
#define EC_CMD_USB_PD_PORTS 0x0102
+/* Maximum number of PD ports on a device, num_ports will be <= this */
+#define EC_USB_PD_MAX_PORTS 8
+
struct __ec_align1 ec_response_usb_pd_ports {
uint8_t num_ports;
};
@@ -4425,6 +4454,6 @@ struct __ec_align4 ec_params_tp_frame_get {
#define EC_LPC_ADDR_OLD_PARAM EC_HOST_CMD_REGION1
#define EC_OLD_PARAM_SIZE EC_HOST_CMD_REGION_SIZE
-#endif /* !__ACPI__ */
+#endif /* !__ACPI__ && !__KERNEL__ */
#endif /* __CROS_EC_EC_COMMANDS_H */