diff options
| author | Eric Biederman <ebiederm@xmission.com> | 2004-10-14 20:13:01 +0000 |
|---|---|---|
| committer | Eric Biederman <ebiederm@xmission.com> | 2004-10-14 20:13:01 +0000 |
| commit | c84c1906b78b767902bf9d8f18ae8a21d2f1f114 (patch) | |
| tree | 136d8ed19f4cc487e5b7d01416aaab3810ee6659 /src/include/cpu/amd/mtrr.h | |
| parent | b84166e8e53476f1ef4d49aca17f99d303b4aa67 (diff) | |
| download | coreboot-c84c1906b78b767902bf9d8f18ae8a21d2f1f114.tar.xz | |
- Renamed cpu header files
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1659 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/include/cpu/amd/mtrr.h')
| -rw-r--r-- | src/include/cpu/amd/mtrr.h | 38 |
1 files changed, 38 insertions, 0 deletions
diff --git a/src/include/cpu/amd/mtrr.h b/src/include/cpu/amd/mtrr.h new file mode 100644 index 0000000000..572997bae3 --- /dev/null +++ b/src/include/cpu/amd/mtrr.h @@ -0,0 +1,38 @@ +#ifndef CPU_AMD_MTRR_H +#define CPU_AMD_MTRR_H + +#define IORR_FIRST 0xC0010016 +#define IORR_LAST 0xC0010019 + +#define MTRR_READ_MEM (1 << 4) +#define MTRR_WRITE_MEM (1 << 3) + +#define SYSCFG_MSR 0xC0010010 +#define SYSCFG_MSR_TOM2En (1 << 21) +#define SYSCFG_MSR_MtrrVarDramEn (1 << 20) +#define SYSCFG_MSR_MtrrFixDramModEn (1 << 19) +#define SYSCFG_MSR_MtrrFixDramEn (1 << 18) +#define SYSCFG_MSR_UcLockEn (1 << 17) +#define SYSCFG_MSR_ChxToDirtyDis (1 << 16) +#define SYSCFG_MSR_ClVicBlkEn (1 << 11) +#define SYSCFG_MSR_SetDirtyEnO (1 << 10) +#define SYSCFG_MSR_SetDirtyEnS (1 << 9) +#define SYSCFG_MSR_SetDirtyEnE (1 << 8) +#define SYSCFG_MSR_SysVicLimitMask ((1 << 8) - (1 << 5)) +#define SYSCFG_MSR_SysAckLimitMask ((1 << 5) - (1 << 0)) + +#define IORR0_BASE 0xC0010016 +#define IORR0_MASK 0xC0010017 +#define IORR1_BASE 0xC0010018 +#define IORR1_MASK 0xC0010019 +#define TOP_MEM 0xC001001A +#define TOP_MEM2 0xC001001D + +#define TOP_MEM_MASK 0x007fffff +#define TOP_MEM_MASK_KB (TOP_MEM_MASK >> 10) + +#ifndef __ROMCC__ +void amd_setup_mtrrs(void); +#endif /* __ROMCC__ */ + +#endif /* CPU_AMD_MTRR_H */ |