summaryrefslogtreecommitdiff
path: root/src/include/cpu/intel
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-08-19 21:51:55 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-09-14 07:09:41 +0000
commit563fc0889fcaee05d104f40d7f22fc27046bbe24 (patch)
tree1e39e353ed0d160e76b08b30abd4cc517d76891f /src/include/cpu/intel
parent7c79d8302b7361a11a204131d5661d768feb82ac (diff)
downloadcoreboot-563fc0889fcaee05d104f40d7f22fc27046bbe24.tar.xz
src/include: Drop unneeded empty lines
Change-Id: Ie325541547ea10946f41a8f979d144a06a7e80eb Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/44611 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Diffstat (limited to 'src/include/cpu/intel')
-rw-r--r--src/include/cpu/intel/em64t100_save_state.h1
-rw-r--r--src/include/cpu/intel/em64t101_save_state.h2
-rw-r--r--src/include/cpu/intel/smm_reloc.h1
-rw-r--r--src/include/cpu/intel/speedstep.h1
4 files changed, 0 insertions, 5 deletions
diff --git a/src/include/cpu/intel/em64t100_save_state.h b/src/include/cpu/intel/em64t100_save_state.h
index 8596ce519d..b656a284b3 100644
--- a/src/include/cpu/intel/em64t100_save_state.h
+++ b/src/include/cpu/intel/em64t100_save_state.h
@@ -66,7 +66,6 @@ typedef struct {
u64 rsi;
u64 rdi;
-
u64 io_mem_addr;
u32 io_misc_info;
diff --git a/src/include/cpu/intel/em64t101_save_state.h b/src/include/cpu/intel/em64t101_save_state.h
index 2e4e0d5748..6884b285b5 100644
--- a/src/include/cpu/intel/em64t101_save_state.h
+++ b/src/include/cpu/intel/em64t101_save_state.h
@@ -6,7 +6,6 @@
#include <types.h>
#include <cpu/x86/smm.h>
-
/* Intel Revision 30101 SMM State-Save Area
* The following processor architectures use this:
* - Westmere
@@ -83,7 +82,6 @@ typedef struct {
u64 rsi;
u64 rdi;
-
u64 io_mem_addr;
u32 io_misc_info;
diff --git a/src/include/cpu/intel/smm_reloc.h b/src/include/cpu/intel/smm_reloc.h
index 07fe0381a1..126aa2a4e2 100644
--- a/src/include/cpu/intel/smm_reloc.h
+++ b/src/include/cpu/intel/smm_reloc.h
@@ -51,7 +51,6 @@ void smm_relocation_handler(int cpu, uintptr_t curr_smbase, uintptr_t staggered_
bool cpu_has_alternative_smrr(void);
-
#define MSR_PRMRR_PHYS_BASE 0x1f4
#define MSR_PRMRR_PHYS_MASK 0x1f5
#define MSR_UNCORE_PRMRR_PHYS_BASE 0x2f4
diff --git a/src/include/cpu/intel/speedstep.h b/src/include/cpu/intel/speedstep.h
index d66b8e2a7e..e085e34230 100644
--- a/src/include/cpu/intel/speedstep.h
+++ b/src/include/cpu/intel/speedstep.h
@@ -18,7 +18,6 @@
*/
#define PMB1_BASE 0x800
-
/* Speedstep related MSRs */
#define MSR_THERM2_CTL 0x19D
#define MSR_EBC_FREQUENCY_ID 0x2c