summaryrefslogtreecommitdiff
path: root/src/include/cpu/intel
diff options
context:
space:
mode:
authorPatrick Georgi <patrick@georgi-clan.de>2013-02-09 15:35:30 +0100
committerStefan Reinauer <stefan.reinauer@coreboot.org>2013-02-09 21:02:35 +0100
commit644e83b0070c28ffa0f68ac1966df968b0a500d9 (patch)
tree31759c48e465cea9116b618c8c3924f761335874 /src/include/cpu/intel
parentdbc6ca7aea6e2474c30b4c3892abe0b3055abf67 (diff)
downloadcoreboot-644e83b0070c28ffa0f68ac1966df968b0a500d9.tar.xz
speedstep: Deduplicate some MSR identifiers
In particular: MSR_PMG_CST_CONFIG_CONTROL MSR_PMG_IO_BASE_ADDR MSR_PMG_IO_CAPTURE_ADDR Change-Id: Ief2697312f0edf8c45f7d3550a7bedaff1b69dc6 Signed-off-by: Patrick Georgi <patrick@georgi-clan.de> Reviewed-on: http://review.coreboot.org/2337 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/include/cpu/intel')
-rw-r--r--src/include/cpu/intel/speedstep.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/include/cpu/intel/speedstep.h b/src/include/cpu/intel/speedstep.h
index b5d1d68cda..86778b10d5 100644
--- a/src/include/cpu/intel/speedstep.h
+++ b/src/include/cpu/intel/speedstep.h
@@ -46,6 +46,9 @@
#define MSR_THERM2_CTL 0x19D
#define IA32_MISC_ENABLES 0x1A0
#define MSR_FSB_CLOCK_VCC 0xce
+#define MSR_PMG_CST_CONFIG_CONTROL 0xe2
+#define MSR_PMG_IO_BASE_ADDR 0xe3
+#define MSR_PMG_IO_CAPTURE_ADDR 0xe4
#define MSR_EXTENDED_CONFIG 0xee